Find Jobs
Hire Freelancers

Lattice_CPLD_verilog

$1500-3000 USD

Closed
Posted over 2 years ago

$1500-3000 USD

Paid on delivery
Need help with Lattice CPLD Verilog design - - simple power sequencing, GPIO registers control, I2C, RS232
Project ID: 32370718

About the project

11 proposals
Remote project
Active 2 yrs ago

Looking to make some money?

Benefits of bidding on Freelancer

Set your budget and timeframe
Get paid for your work
Outline your proposal
It's free to sign up and bid on jobs
11 freelancers are bidding on average $3,236 USD for this job
User Avatar
Best RS232 Design Expert at your doorstep! Dear Client, We can help to design Lattice_CPLD_verilog using 12v, simple power sequencing, GPIO registers for you. Please share me detailed requirements so that we can proceed further with this project. We couldn’t stop ourselves from bidding after going through the description as they are an exact match with our skill set and experience. We have extensive experience in Lattice_CPLD_verilog based PCB design and know all the intricacies required to get the job done with perfection. Please message us as there are certain queries and suggestions for robust and reliable product development. With more than 15 Years of experience in PCB Design and Circuit Design in Altium, We can ensure you best quality work and before time delivery. Following is a brief list of expertise that we are carrying: 1. IOT products 2. Microcontrollers based circuit design – STM32, STM8S etc 3. Smart Products like Smart watch - GSM/GPRS/GPS etc 4. Wireless Products - BLE/WiFi- ESP32/ESP8266/NRF24L01 5. RS232, GPIO Registers Please answer the following questions: 1 What are your future plans with this project? 2. Are there any specific market standards like CISPER you are aiming? 3. What will be ambient temperature of this product? Let’s have a quick discussion for 5 mins where we would formulate a plan of action of how we shall take this project to the horizons of success. Regards Avi Tech Experts Quality is never an Accident
$2,000 USD in 2 days
5.0 (60 reviews)
7.8
7.8
User Avatar
Dear customer, I am really happy to help you this project. I would like to introduce that I am an freelancer with 10 years experience in FPGA/VHDL/Verilog and C/C++. There is some of my project I finish: - I finish the FPGA Ethereum miner in U50c card, with the fastest speed in the world 62Mhash at about 150W. - I worked a lot in SPI, UART, and I2C controller before - I have some years experience in freelancer.com with about more than 200 projects finished. Also, I am very good in English (IELTS 6.0) and I have several year of researching so I can fully understand your requirement and understand fully about the papers and write the academic report. Please contact me and let me know if you want any special requirement and do with lower price. Thank you.
$3,000 USD in 15 days
4.9 (94 reviews)
6.9
6.9
User Avatar
Hello. I am an electronic engineer and I have experience in developing the CPLD and verilog code. For this project, I will simulate the logical circuit and develop the verilog code. Please contact me, I hope we can discuss more details via a private chat. I am looking forward to your response. Thank you.
$2,000 USD in 7 days
5.0 (3 reviews)
5.1
5.1
User Avatar
Hi dear client! I am a circuit designer and engineer with 6+ years of experience in Verilog/VHDL coding and CPLD/FPGA development. I already have experience in stably and efficiently managing the power of the core's system using the Lattice Power Manager module while designing the signal processing/data processing system of the small-scale radar for vehicle loading. I can help your project immediately and perfectly. Please contact me. Cheers! Ait
$1,500 USD in 5 days
4.4 (36 reviews)
6.0
6.0
User Avatar
Hi, we have developed more projects in VHDL using Xilinx and hardware knowledge. Expert in VHDL and hardware connectivity. if you need any clarification, kindly contact through chat, thank you.
$2,250 USD in 20 days
4.9 (12 reviews)
5.4
5.4
User Avatar
How are you! Glad to see your post for "Lattice_CPLD_verilog" project. I do any kind of work like CPLD DESIGN, CIRCUIT DESIGN, SCHEMATIC DESIGN and more. I am looking forward to hearing from you very soon. Thanks & Regards Marina
$2,250 USD in 7 days
5.0 (3 reviews)
3.7
3.7
User Avatar
Dear, sir. I was able to send you a proposal so quickly because I have worked like that project before and have experience with it. As you can see my proposal is put last, so I sent the proposal quickly so you can see my proposal. As for the project, I want to discuss it specifically with charting. Of course project is important to me, but if I can talk to you at least one sentence, I am satisfied with that and can complete the project for free. I really enjoyed seeing your project. I think it is a great honor for you to see my proposal. Also, I think your project is very suitable for me. I will do my best until you are satisfied with any project. I am waiting for you. Thanks. Really
$1,500 USD in 7 days
4.9 (4 reviews)
3.2
3.2
User Avatar
Lattice_CPLD_verilog I am an academic expert who can help you in your solutions like; Case Studies, Summaries, Reports, Thesis & Dissertations and Online Exams and Courses in almost every language. I am new on this website but I assure you that I will provide you 100% quality work without plagiarism within your given deadline and budget. I am new here but I am familiar with this industry as I am working here since 2013. Please give me a chance and feel free :) Thank You
$1,500 USD in 1 day
0.0 (0 reviews)
0.0
0.0

About the client

Flag of UNITED STATES
Santa Clara, United States
0.0
0
Member since Dec 15, 2021

Client Verification

Thanks! We’ve emailed you a link to claim your free credit.
Something went wrong while sending your email. Please try again.
Registered Users Total Jobs Posted
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
Loading preview
Permission granted for Geolocation.
Your login session has expired and you have been logged out. Please log in again.