In Progress

Write some Software

Awarded to:

burhanmudassar

Over 2.5 years of experience in Verilog RTL Design, Microcontroller Projects and Algorithm Design in MATLAB in Industry and Academia. My past projects include: - PHY Layer Design on FPGA for Software Defined Radio P More

₹700 INR in 1 day
(2 Reviews)
1.4

7 freelancers are bidding on average ₹1762 for this job

₹3200 INR in 1 day
(88 Reviews)
6.6
₹1600 INR in 1 day
(33 Reviews)
4.7
₹1800 INR in 1 day
(2 Reviews)
3.5
meganachunchu

Please review my profile and lets discuss about task and work, My price is negotiable we can discuss

₹1050 INR in 1 day
(11 Reviews)
3.2
shubhamagarwal3

A proposal has not yet been provided

₹650 INR in 3 days
(0 Reviews)
0.0
₹3333 INR in 1 day
(0 Reviews)
0.0