In Progress

Powerful Sidelobe reduction for ACAR using VHDL

Have several ways to effectively reduce sidelobe the ACAR.

In order to overcome the contradictions of weight-based processing techniques and ensure high resolution, I intend to use the NLFM signal.

I want to do all the processing with one FPGA without using any other block like DDS.

There is an expectation that a signal generator for NLFM signal with resolution of 2 ^ 32 and FIR code for corresponding processing will be developed on FPGA.

Bonus-You can enable the necessary flexibility through matlab when a FIR filter is designed.

Skills: Matlab and Mathematica, Verilog / VHDL, Electrical Engineering, Engineering, Electronics

About the Employer:
( 6 reviews ) Santa Clara, United States

Project ID: #20554374

7 freelancers are bidding on average $219 for this job


Hi there, I have read your project description and i'm confident i can do this project for you perfectly.I still have a few questions. please leave a message on my chat so we can discuss the budget and deadline of the More

$650 USD in 3 days
(104 Reviews)

I have well experienced in doing such kind of jobs.................................................................................

$50 USD in 7 days
(44 Reviews)

I'm are professionals in ✔️MATHEMATICS, ✔️MATLAB, ✔️SOLIDWORKS, ✔️ANSYS FLUENT, ✔️PHYSICS, ✔️COMSOL ✔️PDF to Doc or all format and versa I am a boss. ⭐⭐⭐ Major skills and Qualifications ⭐⭐⭐ ✅DSP and Image Processing More

$140 USD in 2 days
(40 Reviews)

Hi! YOUR SUCCESS IS MY SUCCESS! This job is very interesting for me. Budget can be discussed over chat. I can do your job perfectly in time and with the best quality as I have much experience Actions speak louder than More

$100 USD in 3 days
(0 Reviews)

Hi, How are you doing today? My name is Shawn and professional Electronic and Mechanic design and developement. I have rich experience in this field for 6+ years, so when I read your job post very intersted and had con More

$140 USD in 5 days
(0 Reviews)

Hi,dear. I have just read your project and I felt happy to see it. I have experienced for +7 years in this field. Particularly, I have ever done the job like this as you want. I want to hear your advice and discuss in More

$200 USD in 2 days
(0 Reviews)

Design engineer with experience in large scale complex FPGA based system design with practicing in Verilog, SystemVerilog Hardware description Languages and Programming C, C++, Python. Let's Discuss further.

$250 USD in 20 days
(0 Reviews)