Find Jobs
Hire Freelancers

VHDL implementation of CAVLC Decoder on FPGA

₹600-1500 INR

Closed
Posted almost 8 years ago

₹600-1500 INR

Paid on delivery
i need a VHDL implementation of CAVLC Decoder. The code must be tested on Altera cyclone 2 [login to view URL] can use seven segments or LCD to display output.
Project ID: 10757668

About the project

4 proposals
Remote project
Active 8 yrs ago

Looking to make some money?

Benefits of bidding on Freelancer

Set your budget and timeframe
Get paid for your work
Outline your proposal
It's free to sign up and bid on jobs
4 freelancers are bidding on average ₹3,546 INR for this job
User Avatar
No issue.. Br, Rb
₹4,444 INR in 3 days
5.0 (6 reviews)
3.3
3.3
User Avatar
Hi , I am working as FPGA design engineer since last 7 years and I have expertise in both verilog and VHDL. I can help you in this project with greater accuracy.
₹6,666 INR in 7 days
4.9 (3 reviews)
3.5
3.5
User Avatar
I have a great experience in this field. Kindly contact me now and I’m sure we will make a reasonable deal thanks a lot.
₹8,888 INR in 10 days
5.0 (1 review)
1.6
1.6

About the client

Flag of INDIA
Nagpur, India
5.0
2
Payment method verified
Member since Jul 31, 2013

Client Verification

Thanks! We’ve emailed you a link to claim your free credit.
Something went wrong while sending your email. Please try again.
Registered Users Total Jobs Posted
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
Loading preview
Permission granted for Geolocation.
Your login session has expired and you have been logged out. Please log in again.